In recognition of the evolution of complex microelectronics for space usage, SEE/MAPLD is now known as:
Single Event Effects (SEE) Symposium
featuring the Systems-on-a-Chip (SoCs) for Space Workshop!
(SEE Symposium featuring SoCs for Space Workshop)

May 17 – 21, 2027

Marriott La Jolla
San Diego, California

While Field Programmable Gate Arrays (FPGAs) have not gone away, we recognize that many FPGAs are SOCs and the trade space with other architecture SOCs is growing in the space regime.

seesoc room

The 2027 SEE Symposium featuring SOCs for Space Workshop

Will be held, May 17-21, 2027 at the Marriott Hotel in La Jolla, CA. The 2026 Symposia attracted nearly 185 professionals from Industry, Government and Academia. In addition to hosting 24 Exhibits, the event featured more than 30 technical talks, a poster session and a full day of tutorials. Attendees represent fields of space radiation environment and radiation effects as well as those developing and using SOCs or SOC-based systems in space (e.g., FPGAs, GPU/TPUs, memories, power devices, communications, etc).

SEE/SoCS 2027 will include for the third year an interactive, full day tutorial, and space for 26 exhibitors! Presentation materials from 2026 will be posted to the Archive in November.

SEE/SoCS will feature content including, but not limited to, the following:

Single Event Effects

  • Latest and greatest SEE test data
  • SEE Test Facilities (High Energy Heavy Ion, Heavy Ion, proton, neutron, …)
  • Pulsed Lasers
  • New models, tools, simulations and suites (design and analysis)
  • Test methods, best practices, guidelines, and standards
  • SEE Assurance and Mission Systems
  • Hardening / mitigation at system level
  • Fault propagation
  • Alternate SEE Test Platforms
  • In-orbit data
  • Training and workforce development
  • Data Sharing and Communication Platforms
  • SEE Space Environments
  • Special session on Wide Bandgap power devices and testing
  • Alternate SEE Assurance methods

Systems-on-a-Chip

  • SoCs, FPGAs, GPUs, TPUs, Neuromorphic processors
  • AI/ML, neural nets
  • SoC design, verification, and validation tools and methods
  • Standards, guidelines and best practices
  • Applications and optimization
  • Radiation performance
  • Security
  • Flight experience
  • 2.5/3D packaging
  • Reliability, Assurance and test challenges
Scroll to Top